Skip to content
View fdziarmagowski's full-sized avatar
💭
8 bit is enough for me
💭
8 bit is enough for me
Block or Report

Block or report fdziarmagowski

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 stars written in Verilog
Clear filter

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Verilog 753 193 Updated Apr 15, 2020

Pong game in a FPGA.

Verilog 90 16 Updated Oct 28, 2020

A simple GPU on a TinyFPGA BX

Verilog 78 13 Updated Sep 3, 2018

A second screen for the Commodore 64

Verilog 10 Updated Jun 7, 2021